Overview

Best-in-class SAS Verification IP for your IP, SoC, and system-level design testing.

The Cadence® Verification IP (VIP) for SAS is part of Cadence’s broad storage interface verification IP (VIP) portfolio. Serial Attached SCSI (SAS) has been the interface of choice for mission-critical enterprise storage subsystems, with the next-generation SAS 24G addressing the transmission and storage of data growing at an exponential rate due to an increasingly connected world. As a part of Cadence’s datacenter and cloud solution, the VIP for SAS delivers a comprehensive solution that was delivered ahead of the 2017 SAS plug-festival. Built on top of an industry-known and proven platform that was designed for easy integration in testbenches at the IP, system-on-chip (SoC), and system level, the SAS VIP runs on all simulators and supports SystemVerilog along with the widely adopted Universal Verification Methodology (UVM). This enables verification teams to reduce time spent on environment development, and redirect the saved time to cover a larger verification space, accelerate verification closure, and ensure end-product quality.

SAS diagram

Product Highlights

  • Support testbench language interfaces for SystemVerilog, UVM, OVM, e, and SystemC 
  • Contains predefined checks to verify that the DUT adheres to the protocol rules
  • Generates traffic with the ability for constrained-random bus traffic
  • Provides ability to generate intentionally erroneous traffic on the bus
  • Callbacks access at multiple queue points for scoreboarding and data manipulation
  • Packet tracker creation for easy debugging 
  • Provides extensive coverage in SystemVerilog

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

Device type
  • Initiator, Target, and Expander

Operating Modes
  • Supports all SAS speeds: 1.5, 3, 6, 12, 24Gb/s
  • DWORD mode: 12Gb/s and lower
  • Packet mode: 24Gb/s and greater

Interface Support
  • Serial: DWORD and Packet mode
  • Parallel: DWORD mode: 10 bit, 16 bit, 32 bit, 40 bit and Packet mode: 32 bit, 128 bit

Transport Layer Protocols
  • SSP, SMP, and STP

Expander Support
  • Configurable support for 2 to 128 external expander ports
  • Each port can operate at different speeds
  • ECN, ECR, BPP support

Narrow and Wide Port Support
  • Narrow with One PHY in the port and Wide with more than one PHY per port

PHY Power Conditions
  • Support of PHY low-power conditions and sequences

PHY Reset Sequences
  • OOB sequence, speed negotiation sequence generation and verification at all data rates

Active PHY Transmitter Adjustment
  • Support for APTA in packet mode

Persistent Connection
  • Supports persistent connection in SSP connection

Primitives
  • Support for complete set of primitives: generation and verification

Logical Links
  • Support for multiplexing of logical links

Broadcast
  • Support for all broadcast types

Frame Support
  • Supports for all frames: Generation and verification

Bypass Capabilities
  • OOB, Speed Negotiation, Training, and Scrambler

Simulation Test Suite

Extensive testsuite, coverage model, and verification plan with clear linkage to the specification for simple and fast compliance testing.

TripleCheck Test Suite

Master Your Tools

Tutorials, Documentation, and Local Experts

Cadence Online Support

Increase your efficiency in using Cadence Verification IP with online trainings, VIP Portal, application notes, and troubleshooting articles

Learn More

Related Products

System VIP
Protocol IP
Xcelium Logic Simulation
Palladium Emulation