Overview
Versatile, Ultra-Low-Power DSP for Audio, Voice, Vision, and AI
The Cadence Tensilica HiFi 1s DSP provides three benefits. First, it supports auto-vectorization by compiler to eliminate the need for hand-optimization, thereby opening it to every embedded programmer. Second, it enhances the always-on AI capability to allow higher-performance ML algorithms to run on an ultra-low power DSP. Third, it adds imaging ISA to support lightweight always-on vision processing.
Key Benefits
Auto-Vectorization, Expanded AI/ML, Versatility with Imaging ISA
Auto-Vectorization
Enables the compiler to automatically vectorize data arrays to utilize the SIMD structure of HiFi 1s DSP, eliminates the need for hand-optimization
Expanded AI and Base Platform Performance
Dedicated MACs and ISA enhancing ML/AI and upgraded base platform to LX8, allowing richer applications to run at ultra-low power levels
Lightweight Imaging and Vision
Imaging targeted ISA and MACs for always-on lightweight vision applications to run standalone or in conjunction with a Vision DSP
Double-Precision Floating-Point
Greatly accelerates double-precision math functions found in audio and voice code, obviating the need to tradeoff precision with range
Features
Small Battery-Efficient DSP for Always-On Audio, Vision, and AI/ML
- All the features of HiFi 1 DSP
- AI acceleration with 8 8x8 and 8x16 MACs and dedicated ISA
- Imaging ISA and 8 8-bit (and 8x16) MACs for lightweight vision applications
- Double-precision acceleration hardware for audio and vision math functions
- Auto-vectorization support for porting efficiency and fast TTM
Feature |
HiFi 1s |
|
|---|---|---|
Load Units |
1 |
|
VLIW Slots |
2 |
|
Scalar Operations |
2 slots |
|
Accumulator Width |
64-bit |
|
Auto-Vectorization |
Yes |
|
Partners
Cadence, through its Tensilica processor IP, brings together best-in-class products and services from industry leaders to help you accelerate the development of your SoC designs while meeting your demanding power and performance requirements. Browse the list of Tensilica processor IP service partners below.
Technologies
Functional Safety for Automotive
Cadence is committed to enabling Functional Safety applications across the Tensilica processor lineup, whether it's an off-the-shelf processor/DSP IP or a custom domain-specific processor for a specific application
Learn More
Tensilica Processor Technology
Differentiate, reduce time to market, add flexibility, and get the best performance, power, and area
Learn More
TIE
Customize your DSPs/processors for optimized performance, energy efficiency, and differentiation
Learn More
Development Toolchain
Create a perfect match for your application, guaranteed correct by construction
Learn MoreTraining & Support
Need Help?
Cadence is committed to keeping design teams highly productive with a range of support offerings and processes designed to keep users focused on reducing time to market and achieving silicon success.
Free Software Evaluation
Try our SDK Software Development Toolkit for 15 days absolutely free. We want to show you how easy it is to use our Eclipse-based IDE.
Apply Now
Training
The Training Learning Maps link opens in new tab help you get a comprehensive visual overview of learning opportunities.
Training News - Subscribe link opens in new tab
Online Support
The Cadence Online Support (COS) system fields our entire library of accessible materials for self-study and step-by-step instruction.
Request Support
Xtensa Processor Generator (XPG)
The Xtensa Processor Generator (XPG) is the heart of our technology - the patented cloud-based system that creates your correct-by-construction processor and all associated software, models, etc. (Login Required)
Launch XPG
Technical Forums
Find community on the technical forums to discuss and elaborate on your design ideas.
Find Answers