Tensilica FloatingPoint DSPs with Low Energy Consumption and Excellent Performance Per Area

Cadence Tensilica MathX 110 and MathX 130 DSPs provide high-performance floating-point computation throughput with low energy consumption and small area footprint. The configurability and extensibility of Tensilica MathX 110/130 DSPs give the SoC designers the flexibility to configure a floating-point DSP that meets their performance requirements with low energy and small area budgets. Tensilica MathX 110/130 DSPs are optimized for applications in battery-operated devices, AI/ML, AR/VR, motor control, smart sensors, sensor fusion, ADAS, autonomous driving, and more etc.

cubes image
Mathx 130/110 diagram

Key Benefits

Performance, Power, and Area

DSPs with exceptional PPA specifically designed for floating-point-centric processing

Ultra-Low Energy and Small

High performance with low energy consumption and small area

Scalability

ISA consistent with super-high performance Tensilica MathX 230/240 DSPs

Software Portability

Common floating-point ISA promotes easy software migration between DSPs

Extensible and Configurable

Customizable instruction set promotes differentiation and performance enhancement

Features

  • VLIW parallelism issuing multiple concurrent operations per cycle
  • Xtensa LX Secure Mode
  • 128-bit and 512-bit SIMD
  • IEEE 754 vector floating-point
  • Performance optimized fused multiply-add (FMA)
  • 8b/16b/32b/64b integer ALU operations
  • Optimized for FFT operations
  • Enhanced complex data processing
  • Superior auto vectorization support
  • TIE for easy extension and further performance enhancement
  • Optimized Eigen, NatureDSP, Math, and SLAM libraries for easy software development

Partners

Cadence, through its Tensilica processor IP, brings together best-in-class products and services from industry leaders to help you accelerate the development of your SoC designs while meeting your demanding power and performance requirements. Browse the list of Tensilica processor IP service partners below.

Technologies

Functional Safety for Automotive

Cadence is committed to enabling Functional Safety applications across the Tensilica processor lineup, whether it's an off-the-shelf processor/DSP IP or a custom domain-specific processor for a specific application

Learn More

Tensilica Processor Technology

Differentiate, reduce time to market, add flexibility, and get the best performance, power, and area

Learn More

TIE

Customize your DSPs/processors for optimized performance, energy efficiency, and differentiation

Learn More

Development Toolchain

Create a perfect match for your application, guaranteed correct by construction

Learn More

Need Help?

Cadence is committed to keeping design teams highly productive with a range of support offerings and processes designed to keep users focused on reducing time to market and achieving silicon success.

Free Software Evaluation

Try our SDK Software Development Toolkit for 15 days absolutely free. We want to show you how easy it is to use our Eclipse-based IDE.

Apply Now

Training

The Training Learning Maps link opens in new tab help you get a comprehensive visual overview of learning opportunities.
Training News - Subscribe link opens in new tab

Browse TRAINING

Online Support

The Cadence Online Support (COS) system fields our entire library of accessible materials for self-study and step-by-step instruction.

Request Support

Xtensa Processor Generator (XPG)

The Xtensa Processor Generator (XPG) is the heart of our technology - the patented cloud-based system that creates your correct-by-construction processor and all associated software, models, etc. (Login Required)

Launch XPG

Technical Forums

Find community on the technical forums to discuss and elaborate on your design ideas.

Find Answers