Overview

Faster Product Development for the Evolving AI Market

Developing an agile software stack is important for successful artificial intelligence and machine learning (AI/ML) deployment at the edge and on device. The Cadence NeuroWeave Software Development Kit (SDK) provides customers with a uniform, scalable, and configurable ML interface and tooling that significantly improves time to market and better prepares them for a continuously evolving AI market.

As new ML models are created from multiple AI frameworks that leverage the latest primitives and state-of-the-art topologies, running these models efficiently on a high-performance, up-to-date AI software stack can be a complex undertaking. With the proliferation of AI inferencing across multiple market segments, SoC designers are working harder to meet product development timelines and yet provide differentiation across their product portfolio.

cubes image

Key Benefits

Leveraging Automated Toolchain to Reduce Time to Market

Pre-Silicon Simulation Environment for Evaluating AI Workloads for Vision, Audio, NLP, Robotics, Etc.

Turnkey software to enable AI inferencing for edge and on-device applications

Provide Key KPIs for AI Inferencing Deployments

Extract all the meaningful metrics for AI inferencing using cycle accurate analysis software and simulation platforms

Hardware/Software Co-Design Enablement

Enables both hardware and software tuning to deliver the best PPA to meet application-specific design goals

Features

Key Features of an Agile AI Compiler Stack

The NeuroWeave SDK is a high-performance machine-learning compiler stack offering various techniques such as uniform front-end design to lossless compression, which will help customers with various AI deployment scenarios.

  • Front-End:
    Open-source-based front-end model import and common IP across all Cadence IP targets
  • Complier Infrastructure:
    A reusable, extensible complier that leverages next-gen open-source ML complier frameworks
  • Workload Mapping:
    Extract best performance on hardware by using mixed-precision support quantization flow and numerous graph optimizations to get best in-class PPA
  • Heterogenous Compute:
    Simple offload APIs for ease of software integration in a complex heterogenous SoC
  • Quick Deployment:
    Tools for end-to-end debugging, extracting key metrics for reporting and logging

Resources

Browse Recommended Resources

Training & Support

Need Help?

Cadence is committed to keeping design teams highly productive with a range of support offerings and processes designed to keep users focused on reducing time to market and achieving silicon success.

Free Software Evaluation

Try our SDK Software Development Toolkit for 15 days absolutely free. We want to show you how easy it is to use our Eclipse-based IDE.

Apply Now

Training

The Training Learning Maps link opens in new tab help you get a comprehensive visual overview of learning opportunities.
Training News - Subscribe link opens in new tab

Browse TRAINING

Online Support

The Cadence Online Support (COS) system fields our entire library of accessible materials for self-study and step-by-step instruction.

Request Support

Xtensa Processor Generator (XPG)

The Xtensa Processor Generator (XPG) is the heart of our technology - the patented cloud-based system that creates your correct-by-construction processor and all associated software, models, etc. (Login Required)

Launch XPG

Technical Forums

Find community on the technical forums to discuss and elaborate on your design ideas.

Find Answers

Related Products