Tensilica ConnX 110 and 120 DSP Family Training
日付 | バージョン | 国 | 場所 | |
---|---|---|---|---|
Scheduled upon demandOn demand | お問い合せINQUIRE |
Length: 2 Days (16 hours)
Course Description
This class provides detailed information about programming the Tensilica® ConnX DSP Family. The class provides an overview of the architecture and instruction set of the DSP, along with detailed information on how to write and optimize code. ConnX operations for common DSP tasks are presented in detail.
The class also covers tips and techniques for programming VLIW/SIMD machines like the ConnX DSPs and how to use the advanced capabilities of the Xtensa® XT-CLANG compiler to generate better-compiled code.
Demonstrations and labs give practical and hands-on experience with the DSP core, libraries, and software tools. This class provides the software developer or firmware engineer with the essential skills necessary to develop and optimize baseband algorithms and kernels on the ConnX DSPs.
Learning Objectives
After completing this course, you will be able to:
- Understand the ConnX DSP architecture, instruction set, and programming model
- Write and optimize C/C++ programs for VLIW/SIMD machines like the ConnX DSPs
- Use advanced capabilities of the Xtensa XT-CLANG compiler to generate efficient compiled code
- Use the library routines provided with the ConnX DSPs to accelerate your software development cycle
Software Used in This Course
- Tensilica Xtensa Xplorer RI-2021.8
- Tensilica Xtensa Software Tools RI-2021.8
Software Release(s)
RI-2021.8
Modules in this Course
About This Course
ConnX DSP Overview
- Application Performance
- Architecture Overview
- Instruction Set Highlights
- Data Handling
Programming Styles
- The N-Programming Model
- Auto-Vectorization of Scalar C Code
- C Operators with Vector Types
- Intrinsics Use
- DSP Libraries
- Lab 3-1 – Vector Programming
Programming Guidelines
- Lab 4-1 – Auto-Vectorization
ConnX Instruction Overview
- Vector Element Operations
- Load and Store Operations
- Multiply Operations
- Lab 5-1 – Intrinsic Optimization
Advanced Topics
- Vector Floating-Point
- Matrix Multiply
- Divide, Reciprocal, SQRT, RSQRT
- LFSR-Convolutional Encoding
- Nonlinear Function Approximation
- FIR Support
- FFT Support
- Dual Peak Search
- Error Correction
- Gather/Scatter Support
- Lab 6-1 – Packed Matrix Multiplication
Deliverables
- Q/A
Audience
Software developers and firmware engineers writing and optimizing code for the ConnX DSP
Prerequisites
You must have experience with or knowledge of the following:
- Programming in C for embedded processors or DSPs
Or, you must have completed the following courses:
Related Courses
- Tensilica ConnX B10 DSP
- Tensilica ConnX B20 DSP
- Tensilica ConnX BBE16EP Baseband Engine
- Tensilica ConnX BBE32EP Baseband Engine
- Tensilica ConnX BBE64EP Baseband Engine
- Tensilica Fusion G3 DSP
Please see course learning maps at this(opens in a new tab) link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus