Meeting the Challenges of Chip Design Using the Virtuoso Suite

Atul Bhargava of STMicroelectronics discusses how the Cadence Virtuoso Design Platform meets their challenges of matching devices and parasitics, mixed-signal implementation, and full-chip time to closure.