Why a Row-Based Methodology is Required for Sub-10nm Custom Layout

Advanced-node processes are growing more complex as designs move to ever-smaller geometries. Early finFET processes seemed complex at the time, and frequently designers adopted a row-based methodology to cope with new rules and devices to maintain or improve productivity.  The latest processes are so restrictive that this optional row-based approach is now mandatory.