zdKbrHVR8y1QkSFExLHf2U
Verifying Dynamic Memory Controller with Cadence VIP
Rohit Pandharipande, Design Engineer at Analog Devices, details working with Cadence migrating from VMM to the UVM Compliant, Cadence Verification IP (VIP) to verify a Dynamic Memory Controller.
Last Modified: September 21, 2023
Duration: 3 min