Yufeng Luo, VP Research and Development at Cadence talks about new innovations in the Cadence digital implementation flow which are helping customers meet or exceed Power, Performance and Area targets on complex SoC designs while maintaining quality and design schedule.