Large Language Models for Chip Design