Design IP DATASHEET

cādence°

LPDDR5/4X PHY IP for TSMC 7nm

Overview

Today's consumers generate and consume large volumes of data and video, exploding the need for data-intensive processing requiring high memory bandwidth. The Cadence® Denali® PHY IP for LPDDR5/4X for the TSMC 7nm Process is a family of high-speed on-chip interfaces to external memories, supporting these high-performance requirements with products that are optimized for each application's needs.

The LPDDR PHY IP is comprised of architectural improvements to its highly successful predecessor, achieving breakthrough performance, lower power consumption, and smaller overall area. The application-optimized LPDDR PHY IP can achieve speeds up to 6400Mbps. Low-power features include the addition of a VDD low-power idle state in the PHY and power-efficient clocking during low-speed operation for longer battery life and greener operation. Redesigned I/O elements reduce overall area by up to 20%.

The LPDDR PHY IP is developed by experienced teams with industry-leading domain expertise and extensively validated with multiple hardware platforms. It is engineered to quickly and easily integrate into an SoC, and is verified with the Denali Controller IP for DDR as part of a complete




Figure 1: Example system-level block diagram

Benefits

- Lowest latency for data-intensive applications
- Highest data rates with detailed system guidelines
- Maximum system margin with advanced clocking and I/O architectures while reducing power and area

memory subsystem solution. The LPDDR PHY IP is designed to connect seamlessly and work with a third-party DFI-compliant memory controller.

Key Features

 Application-optimized configurations for fast time	 Low-power VDD idle, VDD light sleep, and
to delivery and lower risk	power-efficient clocking in low-speed modes
 Memory controller interface complies with DFI standard	 I/O pads with impedance calibration logic and
up to 5.0	data retention capability
 Internal and external datapath loop-back modes 	RX and TX equalization for heavily loaded systems
 Per-bit deskew on read and write datapath 	Fine-grain custom delay cell for delay tuning

data

Data

Slice

data

Data

Slice

DDR PHY

AC

adr

Ax, CSx, BG,... CK DQ[15:8] DQ[7:0]

slice

Product Details

The LPDDR PHY IP consists of a DFI interface to the memory controller, external register interface (configuration and test), PHY control block (initialization and calibration logic), and configurable data slices. The LPDDR PHY IP is a high-performance DQS-delay architecture that uses programmable clock delay lines to align write data, read data capture, and DQS gating from the I/O pads across the DFI interface to the memory controller.

PHY Architecture

To optimize the DDR interface implementation, the LPDDR PHY IP provides complete flexibility with process, library, floorplan, I/O pitch, packaging, metal stackup, routing, and other physical parameters. The LPDDR PHY IP is implemented with a slice-based architecture that supports a wide range of memory classes and data rates.

Data Slice and Address/Control Slices

The data slice is an 8-bit-wide design that interfaces to the DQ, DM, and DQS connections of the DRAM. The data slice is duplicated to create the appropriate data width, allowing flexibility to adjust to meet the requirements of the systems or applications.

The address and address/control slices interface to the control, command, and address connections of the DRAM. The address and address/control slice is duplicated to create

a, read data capture, and oss the DFI interface to Data Slice

data

data

DQ[31:24] DQ[23:16]

Figure 2: IP-level block diagram

Enhanced LPDDR5 / I/O Pads

clk

Deskew

PLL

mem

clk

Deskew

PLL

1/0

Calibration

the appropriate width for different protocols or combination of protocols, allowing flexibility to adjust the number of control, command, and address signals as needed.

External Register Interface

The external register interface is a Cadence-proprietary interface to access the data slice registers.

PHY Control Block

The LPDDR PHY IP control block provides initialization and calibration logic for training the DQS alignment for each data slice.

Availability

The LPDDR PHY IP is available with various configurations and supports the following protocols:

Protocol	Speed	Process Node
LPDDR5/4X	HS-6400	TSMC N7
LPDDR5/4X/4	HS-5500	TSMC N7

Related Products

cādence

Denali Controller IP for LPDDR5/4X/4

Deliverables

- GDSII macros with abstract in LEF
- Verilog post-layout netlist
- STA scripts for use at chip or standalone PHY levels
- Liberty timing model
- SDF for back-annotated timing verification
- Verilog models of I/O pads, and RTL for all PHY modules
- Verilog testbench with memory model, configuration files, and sample tests
- Documentation, including integration and user guide, release notes
- Verification IP set-up files

For more information, visit ip.cadence.com

Cadence is a pivotal leader in electronic design and computational expertise, using its Intelligent System Design strategy to turn design concepts into reality. Cadence customers are the world's most creative and innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications. **www.cadence.com**

©2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners. 14145 04/20 SA/RA/PDF