DESIGN IP BROCHURE

cādence[®]

Ethernet XAUI PCS IP

Overview

Cadence® IP Factory delivers custom, synthesizable IP to support specific design requirements.

The Cadence Ethernet XAUI Physical Coding Sublayer (PCS) IP provides the logic required to integrate a XAUI PCS with a 10G Ethernet MAC (XGM) into any system on chip (SoC).

Compliant with IEEE Standard 802.3 and 802.3az, the Cadence Ethernet XAUI PCS IP has many configurable features and input parameters to customize the XAUI PCS for the specific needs of any application. The Cadence Ethernet XAUI PCS IP also supports Clause 36 of the IEEE 802.3 standard for applications requiring up to four Gigabit Ethernet ports.

The Cadence Ethernet XAUI PCS IP is architected to quickly and easily integrate into any SoC, and to connect seamlessly to a Cadence or third-party SerDes through a XAUI (4x10bit) interface. Access from the MAC to the XAUI PCS is through a demultiplexed 64-bit XGMII interface or a 4-port GMII interface.

Cadence IP Factory offers a comprehensive IP solution that is in volume production, and has been successfully implemented in more than 400 applications.

Product Details

The Cadence Ethernet XAUI PCS IP provides the functionality of a PCS to facilitate full-duplex 10G, or optional 4x1G, Ethernet communication with a compliant MAC and XAUI-based SerDes.



Figure 1: Example system-level block diagram

Benefits

- Low-risk solutions Silicon proven design
- Ease of use Customizable with easy integration
- Designed by an industry leader Cadence is an active contributor to IEEE 802.3 standards working groups

RX Path

For each lane, the receive (RX) path realigns unaligned data from the SerDes to the correct 10b boundary (comma alignment) before passing data to the 10b/8b decoder.

In the case of 10G operation, decoded data is sent to the CTC FIFO for over/underrun detection. Data from the four RX lanes is then passed to additional logic for lane-to-lane deskewing and idle replacement (realignment) prior to transmission to the MAC.

Key Features

- 64-bit demuxed XGMII works with Cadence XGM 10G Ethernet MAC
- Optional 1Gb/s mode with 4x GMII channels
- Standard 10-bit data path
 Built-in Idle conversion
 Lane synchronization and lane-to-lane alignment
 Optional MDIO interface for PHY management
 Support for IEEE 802.3az Energy-Efficient Ethernet
 8b/10b encoding/decoding for each lane
 TX buffer option for phase compensation

In the case of 1G operation, each lane operates as an independent 1G channel and does not require deskewing. Therefore, decoded data is sent directly from the 10b/8b decoder to an 8b-to-GMII converter for transmission to the MAC.

TX Path

For each lane, in the case of 10G operation the transmit (TX) path performs idle conversion and code group generation before passing data to the 8b/10b encoder. The 8b/10b encoder then sends encoded data to the SerDes.

In the case of 1G operation, each lane operates as an independent 1G channel and does not require idle conversion. Therefore, GMII traffic is sent to a GMII-to-8b converter for code group conversion before passing data to the 8b/10b encoder. The 8b/10b encoder then sends encoded data to the SerDes.

An optional TX buffer is available to decouple the XAUI PCS from the MAC for simpler clock tree insertion.

Cadence IP Factory

Cadence IP Factory can deliver various configurations of Ethernet PCS to meet your design requirements.



Figure 2: IP-level block diagram

Available Products

- Ethernet XAUI PCS IP
- Ethernet XAUI20 PCS IP

Related Products

- Verification IP for Ethernet
- 10/40G Ethernet MAC (XGM) IP
- ▶ 10GBASE-R Ethernet PCS (PCSR) IP
- ▶ 10/40G Ethernet PHY IP

Deliverables

- Verilog HDL
- Synthesis scripts
- User guide with full programming interface, parameterization instructions, and synthesis instructions
- Verilog testbench

For more information, visit cadence.com/designip



Cadence is a pivotal leader in electronic systems design and computational expertise, using its Intelligent System Design strategy to turn design concepts into reality. Cadence customers are the world's most creative and innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic applications. www.cadence.com

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners. J12600 11/22 SA/KZ/PDF