

Controller IP for NAND Flash

Overview

NAND Flash memory is widely used for data storage in computers and multiple consumer and enterprise applications. It is the basic building block for SSD applications, as well as USB drives, SD cards, etc. NAND Flash requires special handling and management, including error detection and correction, and the Cadence® Controller IP for NAND Flash deals with those complexities, enabling our customers to create simple and quick system-on-chip (SoC) designs.

The Controller IP for NAND Flash provides the logic required to support ONFi 4.0/4.1-compliant memory in any SoC.

Supporting ONFi 4.x (excluding EZ-NAND), ONFi 3.x, ONFi 2.x., and Toggle Mode DDR-1/2 NAND Flash devices, the Controller IP for NAND Flash has many configurable features and input parameters to customize the controller for the specific needs of any application.

The Controller IP for NAND Flash is architected to quickly and easily integrate into any SoC through the industry-standard Arm® AMBA® 4 AXI protocol as a high-speed initiator interface and the AMBA APB and AXI-Lite protocols as register interfaces.

The Controller IP for NAND Flash is part of the comprehensive Cadence Design IP portfolio comprised of Interface, Memory, Analog, System, and Peripheral IP.

Product Details

The Controller IP for NAND Flash supports all major NAND Flash devices, with ONFi 4.1, 4, 3, 2, 1 and Toggle 2, 1 interfaces, as well as legacy asynchronous devices.




Figure 1: Example DSI Transmitter System

Benefits

- ▶ Highly-integrated IP offering—Speeds system integration and reduces design costs
- ▶ Command and Data DMA—Reduces software overhead
- ▶ Wide support of standards—Enables system flexibility

Controller Core

The controller core handles all command sequencing and flash memory device interactions, allowing intelligent hardware abstraction.

Initiator DMA Interface

The command and data DMA engines speed up data transfer between a device on the system bus and the NAND Flash memory, as well as decrease the CPU load.

Key Features

- ▶ Support for SLC, MLC, and TLC devices (in SLC mode), including for boot operation
- ▶ Support for high-speed memories (up to 1200MT/s)
- ▶ Support for all flash memory vendors
- ▶ Supports pages sizes from 256B to 16kB
- ▶ 8-bit and 16-bit flash device support
- ▶ Advanced ECC supports different parallel factors to achieve maximum throughput
- ▶ Command DMA supports 32-bit or 64-bit addressing
- ▶ Pipelined read-ahead and write commands for enhanced read and write throughput
- ▶ Silicon proven and shipping in volume
- ▶ Support for multi-LUN modes

