


System IO Planning and Design Feasibility – Challenges and Solutions

Kevin Rinebold
Designcon 2009
February 2009

cādence®


Objectives of System IO Planning

- Coordinate device placement with associated pin and net assignments across the chip-package-board system
- Find and fix cross domain issues while in early stages of design planning
- Minimize overdesign and associated cost impact




Trends and Considerations for IO Planning

- Geographical separation of design teams
- Greater interdependency between domains
 - High speed interfaces
 - Die size and IO configuration
 - Multiple voltage domains
- Increasing design cycle time
 - Complex interactions requiring more iterations and taking longer to complete




Increased Integration at the Package Level

- 3D and multi-die packaging
 - SiP or package-on-package
 - Thru-Silicon-Via (TSV) packages
- Die to die connectivity
 - IO optimization between fixed and free devices
 - Impact of attachment technology
- Application specific packaging
 - Package variants
 - One die into multiple packages




Traditional Approach to IO Planning

- How do you communicate between design domains and databases?
 - Spreadsheets
 - Proprietary tools
 - ASCII files
 - Scripts
- Excel is the most common IO planning tool, but...
 - It's error-prone
 - Uses static data




First Generation of Codesign / IO Planning Tools

- Most are a hybrid of IC and PCB tools with no dynamic interaction
 - IC tools are single die oriented
 - Package/PCB tools lack silicon visibility
 - “Connectivity Manager” wrapper
- Drawbacks / shortcomings
 - Poor management of virtual data
 - Lack of feasibility tools – detailed only
 - Multi-die pad-ring planning
 - Support for 3D packaging



The New Generation of IO Planning

- See the complete picture - chip, package, and board design planning in a unified environment
- Dynamically optimize and evaluate gate to board level connectivity
- Model detailed design aspects using powerful feasibility functions
- Start at high levels of abstraction and easily transition to detailed design content
- 3D aware to support TSV, PoP, and stacked-die



Reduce iterations, cost, and complexity!


Flip-Chip Flow -Traditional

■ Scenario

- Medium sized fabless
- Socket compatible design
- Flip-chip ~1400 bumps
- Package is half of finished device cost


■ Results (traditional flow)

- 8 die size iterations for cost
- 30 different bump maps
- 40 iterations of the package
- 20+ weeks to converge on IO design plan




Flip-Chip Flow - Codesign

- Results (codesign flow)
 - Package layout does not need to be completed prior to IO place
 - Evaluate package bump connectivity without layout
 - Evaluate RDL connectivity prior to chip implementation
- Benefits
 - Faster convergence on IO plan
 - Fewer and faster iterations
 - 40% reduction in cycle-time




Applications of System IO Planning

- Data path planning and optimization from macro level to PCB
- Determine minimum die size based on required IOs - RFQ
- Drive IO pad-ring placement based on package requirements
- Evaluate flip-chip or wirebond design feasibility
- Optimize net list and placement for multi-die packages




Key Components of an IO Planning System: Data Management and Integration

- Unified data model
 - The foundation for dynamic interaction
- Hierarchy management
 - Relationships between domains
- Import / export mechanisms
 - Compatibility and communication
- Data mapping
 - Managing differences and equivalences
- Virtual data and ECO management
 - Work through incomplete and changing information




Key Components of an IO Planning System: Device Placement

- Automatic and interactive placement tools
 - Transparency and adaptability
 - Substrate specific or region based rules
- Flexible pad-ring construction
 - Spreadsheet driven
 - Instantiate on-the-fly
 - Sequence based placement
- Multi-die optimization
 - Simultaneous device placement and pin assignment




Key Components of an IO Planning System: Design Feasibility

- **Impact of feasibility**
 - Validate quality of placement
 - Influence on connectivity
 - Speeds design decisions
- **Feasibility engines**
 - Ease-of-use, rules driven
 - Fast, highly automated
- **Evaluate**
 - Wirebond configurations
 - Flip-chip and RDL routeability



Key Components of an IO Planning System: Connectivity Planning and Assignment

- Defining and optimizing connections between devices
 - Driving connectivity from one domain to another
 - Adaptability, top-down, bottom-up
- Constraining the problem
 - Grouping of design objects
 - Diff pairs, layer use, SPG ratio
- Automatic and interactive tools
 - Must work in conjunction with placement and feasibility functions
 - Iterative optimization to balance multiple objectives



Benefits of System IO Planning and Design Feasibility

- Reduce iterations and shorten cycle-time
 - Easily evaluate chip/package/board tradeoffs within a single tool early in the design process
 - Identify and fix problems sooner
 - Reduce issues with outsourced design services by better communicating design intent
- Better manage cost and package complexity
 - Minimize over-design due to poor planning
 - Maximize the value of SiP by achieving the best configuration through multi-die optimization

cā dence[®]