

# Baseband IC Design Kits for Rapid System Realization

Lanbing Chen Cadence Design Systems Engineering Director John Rowland Spreadtrum Communications SVP of Hardware Engineering



Agenda

### How to Speed Up IC Volume Production

Lanbing Chen Cadence Design Systems Engineering Director

# **cādence**°

Baseband IC Design Kits for Rapid System Realization

John Rowland Spreadtrum Communications SVP of Hardware Engineering



cādence°

# Life of Electronic Device Getting Shorter



# **Competition - Market Share**





cādence

# Cadence System Design Enablement

From end product to chip



cādence

# Roadmap to Best-in-Class Product Creation



# Allegro Sigrity Integrated Solution Better together – makes product creation predictable



#### Integrated design and power analysis

Allegro<sup>®</sup> constraint-driven PCB design flow endorsed by customers since 2001

- Predictable design cycles
- Accelerate time-to-volume production
  - Eliminate unnecessary design iterations
  - Route and tune standards-based interfaces 4X faster
- Early prototyping with Sigrity<sup>™</sup> technology from Allegro platform creates robust reusable PCB constraint IP

Sigrity tool's unique power-aware SI/PI analysis and signoff ensures designs work right the first time

- Accelerate time-to-volume production
  - Validate multi-gigabit interfaces are compliant
  - Eliminate prototype iterations
- Reduce end-product cost by optimizing decoupling capacitors
- Integrated with Allegro PCB and IC packaging design solutions

# Shorter, Predictable Design Cycles with Allegro Constraint-Driven Design Flow



© 2015 Cadence Design Systems, Inc. All rights reserved.

# Duplicated Effort for IC and System Design in Current Design Flow



8 © 2015 Cadence Design Systems, Inc. All rights reserved.

cādence°

High Efficient Design Flow Driven by Cadence Methodology

 Shorten your customers time to implement new devices / architectures on PCB systems



 Provide design kits in <u>electronic plug-n-play form</u> enabling customers to <u>design-in</u> new devices/architectures in shortest amount of time possible

cadence

### Agenda

How to Speed Up IC Volume Production

Lanbing Chen Cadence Design Systems Engineering Director

# cādence<sup>®</sup>

cadence

Baseband IC Design Kits for Rapid System Realization

John Rowland Spreadtrum Communications SVP of Hardware Engineering

10 © 2015 Cadence Design Systems, Inc. All rights reserved...

# What's in a Design-in kit

- A design-in kit is a Virtual Reference Design (VRD)
  - All the stuff here:



cādence°

# Design-in kit & Development Cycle



# **Design-in kit Contents**

• A collection of design and simulation plug-n-play modules, scripts and utilities for Cadence Allegro/Sigrity tools that shorten the time to design-in new IC devices/platforms



# Board Level Reuse in Design-in kit





cādence<sup>®</sup>

LPDDR (2)	LPDDR 🚽	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000
ADD_CTRL_CLK (2)	LPDDR	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000
ADDRESS (10) ADDRESS (10)	LPDDR	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000
	LPDDR	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000
DATA (4)	LPDDR	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000
	LPDDR	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000
	LPDDR	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000
	LPDDR	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000
	LPDDR	0.0750:0.0750	0.0000	0.2032	0.0000			0.0000	0.0750:0.1250	0.0000	0.0000	0.0000

14 © 2015 Cadence Design Systems, Inc. All rights reserved..

### Signal & Power Integrity Simulation Reuse with Measurement **Correlation Data**

- Tested and verified in the lab and compared to Sigrity simulation
  - Results are correlated with test and measurement equipment
- It starts with silicon correlated I/O (IBIS) models

Package

© 2015 Cadence Design Systems, Inc. All rights reserved

PCB

• Interconnect extracted with industry leading field solvers from Sigrity model signal, power, and ground coupled together.



**Correlated Results** cādence

# DesignKit Helps Win-Win by Designing For Your Customer

Make new devices/architectures easy to design-in

- Instant productivity
- Reliable & proven data

cadence

Shorter design cycle



# Cadence and Spreadtrum Collaborate on Virtual Reference Design Kit to Reduce Customers' Design Cycle by Up to 12 Weeks

•

Design and Spreadtrum announced they have developed a virtual reference design kit specific to Spreadtrum's <u>SC9830A</u> quad-core system-on-chip (SoC) platform requirements.

The availability of the kit enables joint customers to accelerate their mobile product and application design cycles by **up to 12 weeks**, including time spent on schematic design, PCB design and power-aware signal integrity (SI) and power integrity (PI) signoff simulation.

- Cadence® Allegro® PCB Designer (layout and schematic)
- Cadence Sigrity<sup>TM</sup> PowerDC<sup>TM</sup> (DC Power Integrity) technology
  - Cadence Sigrity Power SI® (AC Power Integrity) technology
- Cadence Sigrity power-aware SI flow for LPDDR



"We worked very closely with Cadence, leveraging their Sigrity technology, to develop a virtual reference design kit that makes it easier for our customers to design in our SC9830A quad-core SoC," said John Rowland, SVP of Hardware Engineering at Spreadtrum. "Our customers can now begin to optimize the cost and performance of their products to take advantage of all the Spreadtrum SC9830A features, while meeting accelerated time-to-market challenges."

# Design-in kit Folder Structure

#### Contents

Reu	БЮЛНБ	itory.		
1.	1.1	De:	esign Kit Introduction	
	1.2	ED	A Tools Requirement	
	1	2.1	Schematic Tools	
	1	2.2	PCB Layout Tools	
	1.	2.3	SI/PI Sign off Tools Requirement	
	1.3	Ret	ference Design Structure	
2.	Gener	al Se	tting Introduction	16
	2.1	SI	PI Path Setting	16
	2.2	Scl	hematicand PCB Path Setting	
	2.3	PC	B Materials Setting	
~				
З.	12 T	K3 De I P	esign Guideline DDR3 Introduction	19 10
	2.7	I P	DDR3 Madula SCH Description	و <b>د</b>
	2.2		DDR3 Electric Constrain Guidelines	
	3.3		DDR3 Electric Constrain Outdelines	
	3.4 0.5		DDRS Physical Constant Oddennes	
	3.5	LP	O a super star E the first	
	3	.9.1 5.2	S-parameter Extraction	23 70
	2	52	LPDDP3 1335 Fackage and FCB Net Mapping	
	3	54	CON	
	36	Die	reussion	
	0.0	015		
4.	MIPLE 4-1	)esigi MII	n Guideline	
	42	MI	PLModule SCH Description	81
	4.3	MI	PI Electric Constrain Guidelines	87
	44	MI	PI Physical Constrain Guidelines	87
	45	MI	PISIVerification	87
	<del>т.</del> 5 	5 1	PCB S-parameter	
	4	5.2	MIPI Timing Simulation	
	4	521	CSI0/CSI1 Timing Simulation	99
	4	5.2.2	DSI Timing Simulation	
	4.6	Dis	cussion	

5.1 5.2 5.3 5.4 5.5 5.6 6.1 6.2 6.3 6.4 6.5 6.6 Discussion 133 7.1 7.2 7.3 7.4 7.5 7.6 8.1 8.2 8.2.3 Discussion 154 8.3 8.3.1 

cādence







19 © 2015 Cadence Design Systems, Inc. All rights reserved.



