Efficient Methodology for Modeling Structure of High-Speed Long Transmission Lines

Tiejun Yu, Jian Chen Sigrity R&D, SPB, Cadence Design Systems, Inc. San Jose, USA tyu@cadence.com jianc@cadence.com

Abstract—A practical approach for accurately modeling highspeed link structures is presented and named as the "cut and stitch" (C&S) methodology. To generate S-parameters for the whole system, C&S first cuts the structure into different parts with different electromagnetic (EM) features and also provides auto-generated ports at the cutting interfaces to do system connection later, then selects the proper EM solver for individual design partition's modeling, and finally automatically stitches all of the S-parameter models together. Numerical experiments show that the approach can achieve more than one order of the speedup ratio with the acceptable accuracy.

Keywords—C&S; signal integrity(SI), hybrid EM solver.

I. INTRODUCTION

In a real board design system, the typical signal trace routing usually starts from a footprint of a component/chip, where there is not enough space for traces to be fanned out, so that they need to change to another metal layer by adding via holes. After the traces are fanned out of a component, they are kept routing on the same metal layer until they reach another component. Then the similar design situation happens again at the other end of the system, where 2D traces are gathered together under the component/chip footprint area through 3D via and other 3D/2D transitions. Sometimes, the transmission lines section in the signal link channel may be longer (>200mm) and the SI analysis needs to model up to 25GHz and higher. Using a 3D full-wave EM solver [1][2] while considering the whole structure into simulation can, of course, generate a very accurate model, however it also imposes many modeling challenges. Like high-capacity designs, it usually takes weeks of simulation time and at same time requires huge amounts of memory. On the other hand, one knows that traces routed uniformly on a metal layer with good reference plane can be modeled by 2D transmission-line hybrid solver[3] with significantly reduced simulation efforts. By carefully exploring the signal paths' EM feature, one can generally summarize that the signal path may experience 3D to 2D to 3D transition several times. This observation motivates us to do a hybrid solution for modeling the whole long signal link system. To speed up the simulation, a 3D EM solver is only applied to places where there is via and other 3D transition at both ends to guarantee the model accuracy; while a 2D EM solver will be applied at the middle sections. Exploiting the signal path's EM nature, dividing the whole structure into partitions, and then

Chiawen Shih Sigrity R&D, SPB, Cadence Design Systems, Inc. Hsinchu, Taiwan, ROC chiawen@cadence.com

using proper EM solvers to generate models, usually takes a lot of engineering effort and is error prone. Also the cutting compensation[4] at the cutting interface has drawn a lot of attention and effort. Therefore, it is of paramount importance to study and develop an automatic cut and stitch (C&S) flow to do the job automatically.

II. CUT AND STITCH FLOW

A. Typical Long Structure and Its Cut

Figure 1 shows a typical signal link structure with its cut.



Fig.1 Long structure with eight signal paths and five cut zones.

In this signal link system, the low-left corner is a chip, the upper-right corner is another component, and there are eight signal channels connecting both components. It is divided into five sub-zones in the C&S flow. The figure shows the signal 3D transistion frame in the third subpart (CuttingZone_2). It is natural to choose the two end sub-parts and the middle transition part as the 3D EM solver zones, while the cuttingZone_1 and cuttingZone_3 (shown in figure1) as the 2D solver applications.



Fig.2 3D signal transition of CuttingZone_2: Signal input from layer8 travels through the via to the top layer; through connection R; then through the via down to layer7 to output.

Great details (like TDR analysis) are paid to eliminate the cutting impacts by adding shaping and via to form a good δ -gap impressed-field excitation[5][6] at the port as shown in figure 3. Also the SOC[4] and waveport calibration efforts are made to eliminate the cutting impacts.



Fig.3 Port forming at the cutting interface.

B. Stitch All the Sub-Models Together

The signal flow graph concept [7] is used to stitch all of the sub-part's S-parameters together into a final S-parameter file. This file is realized by an auto-generate circuit network topology aide file shown in figure 4. As a SPICE format circuit simulation file, the final Touchstone SNP file is formed by five modules and a cascade frame, as shown in figure 5.

C. C&S Flow Implemetation

The flow is made to do all the above steps automatically to save the users effort and to achieve good accuracy. Also automatically generated TCL script commands are provided for the advanced users to do it in a more flexible way. The flow can be summarized as following steps: (1) After loading the layouts, a user can pick up the interesting signal nets and neighbors with the aide of the GUI wizard. (2) Use the chosen signal nets geometry union with GUI-specified margin to automatically generate the polygon that encloses the interesting calculation area, and eliminate the layout outside of the polygon. (3) Generate ports at two ends of the signal links with the aide of port wizard. (4) Cut the polygon at the appropriate location by drawing straight lines with the GUI. (5) Specify which EM solver type (2D/3D) that you will use for each subzone. (6) Click the "play" button to execute domain cutting, port generation at the cutting interface with best practical default setup to minimize the cutting impact, simulating each sub-zone with the predefined EM solver setup, stitching parts together, and finally forming the results for the whole interesting domain. It is worth mentioning that the flow can automatically send each subzone's modeling tasks to different computers to do parallel work and also can reuse the subzone's previous results to avoid redundant calculation.

.SP lin 100 10 MHz 30 GHz

```
x_ckt 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 ckttop
.subckt ckttop p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11 p12 p13 p14 p15 p16 r
S1 p1 p2 p3 p4 p5 p6 p7 p8 i1 i2 i3 i4 i5 i6 i7 i8 r FML=CZ.S16F
S2 i1 i2 i3 i4 i5 i6 i7 i8 j1 j2 j3 j4 j5 j6 j7 j8 r FML=CZ_1.S16P
S3 j1 j2 j3 j4 j5 j6 j7 j8 k1 k2 k3 k4 k5 k6 k7 k8 r FML=CZ_2.S16P
S4 k1 k2 k3 k4 k5 k6 k7 k8 11 12 13 14 15 16 17 18 r FML=CZ_3.S16P
S5 p9 p10 p11 p12 p13 p14 p15 p16 11 12 13 14 15 16 17 18 r FML=CZ_4.S16P
.ends ckttop
```

Fig. 4 S-parameter stitch aide file.

Γ		:4	1	:4	:4		:4	1.4	1	1.4	14		14	- 0	1
Ļ	p1 p2	i2		i2	j2	\square	j1 j2	k2	\square	k2	12		12	р9 р10	Ŧ
t	p3	i3		i3	j3	H	j3	k3	H	k3	13	-	13	p11	÷
I	р4 р5	14 i5		14 i5	j4 j5		j4 i5	к4 k5		к4 k5	14 15		14 15	p12 p13	Ţ
÷	p6	i6		i6	j6	\vdash	j6	k6	H	k6	16	_	16	p14	÷
t	р/ р8	1/ i8		1/ i8	J/ i8		J/ i8	k/ k8		k/ k8	17		17	p15 p16	t
i.	ро -	10		10	10]°		1	no			10	p	j.

Fig. 5 S-parameters cascade frame.

III. NUMERICAL EXPERIMENTS

Many real cases are studied and the flow's efficiency are fully explored and demonstrated. Due to the scale of this paper, we will only discuss two examples. The first one is for the structure shown in Fig.1. It is a partial board design with 11 layers. The size is big at 220mm*220mm. Eight signal channels are studied simultaneously. Using a 3D FEM solver for the whole structure, it takes 14 days 10 hours with peak memory of 320Gb to obtain the S-parameters up to 30GHz. While using the C&S flow, "CuttingZone" is the first subzone and is done by 3D EM solver for four hours with peak memory of 23Gb; the third subzone (CuttingZone 2) is done by 3D EM solver for 15 hours with peak memory of 47Gb; the fifth subzone (CuttingZone 4) is done by 3D EM solver for seven hours with peak memory of 32Gb; the second (CuttingZone 1) and the fourth (CuttingZone 3) subzones are done by 2D EM solver within few minutes only. The final stitch takes no noticed time. Because we automatically assigned the first, third and fifth parts to different computers, the total time we used for the C&S flow is within 15.5 hours. Therefore the speedup ratio is about (14*24+10)/15.5=22.32 times. While the accuracy comparison for all Sij are acceptable. Fig.6 just shows one of the signal paths' S11 and S19. For the reflection loss (S11) below the 10GHz, the comparison is very good; from 10GHz to 30GHz, the form and variation of the reflection loss between the two flows are still in a good correlative way. On the other hand, for the insertion loss (S19), the comparison between the two flows are very good through all the frequency range from DC to 30GHz.



Fig.6 Comparison of the S-parameters between the two flows for structure shown in figure 1.

The second case shared here is the structure shown in figure 7 in which the transmission line is not so long (whole size is 25mm*13mm). However, we want to demonstrate that the C&S flow also can provide a lot of help for a case like this. The package has 13 layers. The domain is cutting into three zones with the two ends solved by the 3D EM solver and a large middle section solved by 2D EM solver. If using 3D FEM solver for the whole structure, it takes 24.8 hours to obtain the S-parameters. While using the C&S flow, you can get results within 2.16 hours for a speedup ratio of 24.8/2.16=11.5. The accuracy comparison for S11 is shown in the figure 8. For the reflection loss below the 10GHz, the comparison is very good; from 10GHz to 20GHz, it is still doable.



Fig.7 Medium-size structure with four signal paths and a cut.

IV. CONCLUSIONS

SI analysis for the high-speed linked system design is a must and is very challenging due to the high capacity. In this paper, we try to enclose the interesting signal channel zone into a polygon area to reduce the problem size first. We further reduce the problem size by dividing the domain into several parts according to its signal path nature EM features. We then chose the appropriate EM solver accordingly for the different sub-parts to do the modeling work to gain more speedup. The different parts' simulation can be done in parallel to further improve speed. Finally, we stitched them together through Sparameter modules. We went to great lengths to make all of these into an automatic flow named C&S to provide a singlebutton-click methodology. Numerical experiments show that this C&S flow is very efficient for the simulation of the structure with the long-transmission line channel included. For most of the cases, the speedup ratio is more than 10 times compared to traditional 3DEM solvers.



Fig.8 Comparison of the S-parameters between the two flows for the structure shown in figure 7.

ACKNOWLEDGMENT

The authors are very grateful to the Dr. Jian Liu, Dr. An-Yu Kuo, and Dr. Jilin Tan (all of Cadence R&D) for fruitful discussion and help during the flow development.

REFERENCES

- J. Jin., *The Finite Element Method in Electromagnetics*, 2nd edition, John Wiley & Sons, Inc, 2002.
- [2] W. Hong and A. C. Cangellaris, "Krylov Model Order Reduction of Finite Element Models of Electromagnetic Structures with Frequency-Dependent Material Properties", Int.J. Numerical Modeling, vol.20,pp.217-235, 2007
- [3] J. Fang "Method for analyzing voltage fluctuations in multilayered electrical packaging structures", U.S. Pat. Ser. No. 08/325,006, 1994.
- [4] M. Farina and T. Rozzi, "A short-open deembedding technique for method-of-moments-based electromagnetic analyses," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 4, pp. 624–628, Apr. 2001.
- [5] K. Wu and L. Li, "Numerical Calibration and De-Embedding Techniques for CAD and Equivalent Circuit Models of Electromagnetic Structures" Microwave Review, pp.7-19, jun. 2005
- [6] I. Okhmatovski, J. Morsey, and A. C. Cangellaris, "On deembedding of port discontinuities in full-wave CAD models of multiport circuits," *IEEE MTT*, Dec. 2003
- [7] J. K. Hunton, "Analysis of Microwave Measurement Techniques by Means of Signal Flow Graphs", IRE Transactions on Microwave Theory and Techniques, Vol. MTT-8, No. 2, March, 1960.