Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

CDNLive Boston August 2013

Mark Marlett and Mahesh Tirupattur, Analog Bits Ken Willis and Kumar Keshavan, Cadence Design Systems

Cadence and the Cadence logo are trademarks of Cadence Design Systems, Inc. All other trademarks and logos are the property of their respective holders.



cādence°

Agenda

- Introduction
- Motivation for AMI modeling
- Why channel simulation?
- What is IBIS-AMI?
- Case study > Analog Bits SerDes

Agenda

Introduction

- Motivation for AMI modeling
- Why channel simulation?
- What is IBIS-AMI?
- Case study > Analog Bits SerDes

Broadest Portfolio of Differentiated IP Billions in Silicon





Lowest Power SERDES

- Multi-Rate Multi-Protocol SERDES
 - Lowest power & latency
 - Smallest area
 - Programmable for numerous channel environments
- SOC applications











FPGA

Consumer Cables

Mobile Computing

Supercomputers & Communications

Flat Panel Display

cādence°

10 Years of SERDES Track Record 1st Time Right in over 10 processes





6 © 2013 Cadence Design Systems, Inc. Cadence confidential. Internal use only.

SERDES differentiates Networking to Consumer SoCs





Agenda

Introduction

Motivation for AMI modeling

- Why channel simulation?
- What is IBIS-AMI?
- Case study > Analog Bits SerDes

Analog Bits Motivation for AMI

- Strong demand from chip customers to provide AMI models for SerDes IP
 - Considered part of doing SerDes IP business today
 - Systems customers of those chips strongly demand AMI to support simulation efforts
- Enables up-front feasibility analysis with customer channels during pre-sales phase
- Enables in-house system simulation for package and test board designs

Why Analog Bits partnered with Cadence/Sigrity for AMI

- Technical Experience
 - IBIS-AMI spec driven by Dr. Kumar Keshavan of Cadence in 2007
- Strong AMI IP Library base to work from
 - Many top-level modules for SerDes equalization could be leveraged
 - Accelerates turnaround and reduces time-to-customer
- Spirit of partnership
 - Close collaboration by Sigrity with Analog Bits engineering team

Agenda

- Introduction
- Motivation for AMI modeling
- Why channel simulation?
- What is IBIS-AMI?
- Case study > Analog Bits SerDes

Why is Channel Simulation + AMI required?



- Multi-gigabit serial links need to pass LOTS of data traffic to give reliable eye diagrams
- Multi-gigabit serial links need to pass LOTS of data traffic to provide enough samples to accurately predict BER
- Multi-gigabit SerDes devices often utilize adaptive equalization, which need to pass LOTS of data traffic before they stabilize and lock in
- Data rates have risen from 2.5 to 25Gbps in about 10 years
- Future designs targeting 400Gbps to 1Tbps
- To accurately simulate multi-gigabit serial links, you need to simulate very large bit streams with very fast and accurate equalization models



Channel Simulation Provides Ultra High Capacity

- Focuses on a single Rx ٠
- Analog channel is • exercised in Spice to produce an impulse response
- Impulse response is • convolved with the bit stream to produce raw waveforms
- Can simulate millions of bits in minutes
- Supports AMI models ٠ for EQ



cādence



Agenda

- Introduction
- Motivation for AMI modeling
- Why channel simulation?
- What is IBIS-AMI?
- Case study > Analog Bits SerDes

AMI > Algorithmic Modeling Interface

- Extension made to IBIS in 2007
- Enables executable, software-based, algorithmic models to work together with traditional IBIS circuit models
- Enables SerDes adaptive equalization algorithms to be modeled and used during channel simulation



cādence

Motivation for AMI

 The intent of IBIS-AMI is to enable plug-and-play simulation compatibility between SerDes models from different suppliers, in a standard commercial EDA format



IBIS-AMI Model Sub-Components



cādence[®]

Characterizing the Analog Circuit

 Analog circuit part of channel separated from algorithmic EQ



APIs in IBIS-AMI Modeling



19 © 2013 Cadence Design Systems, Inc. Cadence confidential. Internal use only.

cādence°

IBIS-AMI and Channel Simulation



cādence°

Agenda

- Introduction
- Motivation for AMI modeling
- Why channel simulation?
- What is IBIS-AMI?
- <u>Case study > Analog Bits SerDes</u>

Case Study > Analog Bits Transmitter

- Tools
- Transmitter equalization
- Channel simulation vs. transistor-level HSpice simulation
- AMI model for equalization vs. transistor-level Spice

Cadence's SystemSI – Serial Link Analysis

 Provides a comprehensive environment for the accurate assessment of high speed serial links to ensure robust IC package and PCB implementations.



23 © 2013 Cadence Design Systems, Inc. Cadence confidential. Internal use only. Cadence's Algorithmic Model IP Library

- FFE Feed Forward Equalizer
- CDR Clock and Data Recovery
- CTLE Continuous Time Linear Equalizer
 - Standard
 - Adaptive, with integrated CDR and DFE
- DFE Decision Feedback Equalizer
 - Standard
 - Non-linear with "lookahead" gain
- AGC Automatic Gain Control

Custom AMI model development available Source code available as baseline Fully IBIS-5.0 compliant



cadence

Transmitter Equalization - FFE

- FFE stands for Feed Forward Equalizer
- Typically used in Tx
- Mathematically
 - $\mathbf{y}_{n} = \Sigma \mathbf{w}_{i}^{*} \mathbf{x}_{i}$
 - Xn input
 - Yn output





Test System: PCB=Xaui channel Rx= simple terminator



© 2013 Cadence Design Systems, Inc. Cadence confidential. Internal use only.

Characterization Step Response (Tx pre=post=0)



cadence

Channel Simulation vs. Transistor-Level Spice 10 Gbps – PRBS 21



cadence

Test System: PCB=Xaui channel Rx= simple terminator Tx= behavioral Spice circuit + AMI for FFE



Test System Results



30 © 2013 Cadence Design Systems, Inc. Cadence confidential. Internal use only.

cadence

SystemSI vs. Transistor-Level Spice with Tx Equalization



Case Study > Analog Bits Receiver (Rx)

- Rx is considerably more complex
- Novel Rx architecture
 - Nonlinear Rx with feedback
 - Includes
 - Automatic gain control (AGC)
 - Continuous time equalizer (CTE)
 - 1 tap Decision Feedback Equalizer (DFE)
 - 63 possible CTE 'codes'
 - Automatic adaptation for those codes
 - DFE adaptation



Rx Block Diagram





Rx AMI Generic Architecture



Note: There is no limit on the number of cascaded blocks



cadence[®]

Rx AMI Model Challenges

- Model/map nonlinear CTE (CTNLE) to an AMI model with reasonable performance
- Implement complex CTNLE adaptation scheme
- Integrate Tx and backchannel Tx adaptation
 - Backchannel adaptation is being proposed as an IBIS standard as BIRD 147

Nonlinear 'CTNLE'

Map to 'piecewise' input voltage dependent step responses

step response represent the cte at time 't' and voltage v_in(t)





Novel 'Dynamic' Convolution Algorithm with Time Dependent Impulse Response





Vout(t) = Vin(t) * r{coeff(Vin(tm t_prev))}



CTNLE Adaptation



Code up/down signal



AMI Operation -- Input to AMI Model





AMI Operation -- Output of AMI Model





AMI Operation -- DFE Adaptation





SystemSI vs. Transistor-Level Spice with Rx Equalization



cadence®

Summary

- IBIS-AMI is today's standard format for system-level SerDes modeling
- A different type of modeling expertise is required to develop AMI models
- Modeling the adaptive CTNLE functionality in the Analog Bits Rx is the most challenging AMI effort we have undertaken to date
- Transistor-level accuracy can be obtained with highcapacity channel simulation to predict BER using AMI modeling, even for the most complex EQ architectures

cādence®