



How to Efficiently Analyze a DDR4 Interface

Taranjit Kukal
Zhen Mu Ph.D
Cadence Design Systems
MemCon 2015

Agenda



- Power-aware signal integrity (SI) in memory bus design and analysis
- Modeling methodology for integrated core and power-aware parallel bus system with Cadence-Sigrity tools
- Building an integrated core and power-aware parallel bus system in Cadence-Sigrity tool environment
- Case study
 - A virtual reference design based on the Cadence DDR4 IP test chip, package, and PCB
 - Simulation and measurement correlation



Parallel Bus Analysis at System Level


Challenges to classic SI tools

- As clock rate goes up and design density increases, memory design faces more challenges
 - Data rates increase
 - Core voltage and I/O voltage decrease
 - Impact of power noise on signal increases
 - Noise budget decreases
- SI tools need to provide solutions to meet new design requirements




SSO/SSN impact on design

- Design problems caused by SSO
 - False triggers due to power/ground level changes
 - Reduced timing margin due to SSO induced skew
 - Reduced voltage margin due to power/ground noise
 - Slew rate variation



DDR4 technology demands

- Increasing data rates
- Shrinking design margin
- Decreasing power
- Introducing serial link design methodologies
 - JEDEC standard specifies BER for data signals
- Design and analysis need to consider core and system at the same time






Modeling methodology for integrated core and power aware parallel bus system with Cadence-Sigrity tools


Core and power-aware parallel bus systems

- Core System



Core Power Distribution Path for POWER-INTEGRITY (PI)


- Power-Aware Parallel Bus System



SIGNALS Switching through power and ground references


Power-aware parallel bus

- PCB parallel bus consists of data and strobe signal nets and power distribution network (PDN)



1st-byte lane of

- DATA (DQ<0>-DQ<7>) and
- STROBE (DQS_N<0> & DQS_P<0>)




2nd-byte lane of


- DATA (DQ<8>-DQ<15>) and
- STROBE (DQS_N<1> & DQS_P<1>)

- PDNs consists of PWR and GND planes of PCB (packages)

Cadence IO SSO Chip-PKG-PCB Co-Simulation




Core-system model




- R_{grid} , C_{chip} values and current profile are critical for optimizing power integrity performance of Core-PDN
- Minimizing transient voltage drop at the core is critical to guarantee the specified core-operating frequency


A model of power-aware parallel bus system




Integrated core and power-aware parallel bus system



Efficient modeling simulation and analysis process for core and system







Building an integrated core and power aware parallel bus system

Today's parallel bus design needs new functions for system level design and verification

- Traditionally, all connections of sub-systems have to appear in topology editor
- The complexity of power-aware system makes setup and connection very difficult




Impossible/impractical to connect all sub-system representations, S-parameters and Spice circuits with many ports, in a topology-editing-only environment




Power-aware SI: Cadence[®] Sigrity[™] SystemSI[™] technology

- An evolution from topology based environment and physical layout
 - Keeping the advantage of topology editing
 - Providing a clear view of system connection




Power-aware SI: Cadence® Sigrity™ SystemSI™ technology (cont')

- Hierarchical bus topologies
 - As simple and direct as in topology environment for pre-layout exploration
 - As efficient and complete as in physical layout for sub-system connections



SystemSI™ as the design platform

- Blocks represent each sub-system for the integrated core and power-aware parallel bus system
- Built-in, application-specific blocks for
 - Controller
 - Memory,
 - VRM and
 - Add blocks



Electrical model generation



T2B™

XcitePI™

PowerSI™


```

*****
| IBIS file created by T2B Version 12.0.8.0513:
| Cadence Design Systems, Inc. 2011
|*****
[IBIS ver] 5.0
[File name] ddr4.ibs
[File Rev] 1.0
[Date] Thu Sep 5 08:59:40 2013
[Notes] For use with data-rates >= 1.2G the si
|*****
|*****
[Component] DDR4
[Manufacturer] cadence
[Package]
| variable      typ      min
R_pkg  0.0      0.0
L_pkg  0.0H     0.0H
C_pkg  0.0F     0.0F
|
[Pin]  signal_name  model_name
1     DQ             ocd
4     power         Power
5     gnd           Gnd
    
```



T2B™

PowerSI™




XtractIM™

Power-aware IBIS I/O models

- Power-aware I/O buffer models for the controller and memory devices are “must have” for time-domain SSN simulations
 - IBIS 5.0 standard provides power/ground current details
 - Pre-driver current, crow-bar current, and on-die decap current information
 - Simulation with IBIS 5.0 models is efficient and proven-accurate
- Sigrity™ T2B (transistor-to-behavioral) tool generates the power-aware IBIS models in 5.0 standard

Power-aware IBIS model generation using T2B™ tool

- Sigrity™ T2B™ model conversion utility tool can be used for efficiently converting
 - SPICE-Transistor I/O models to power-aware IBIS I/O models, standard v5.0




Core model extraction using XcitePI™

Inputs

- LEF/DEF or GDS
- Cadence technology file (.ict)
- XcitePI configuration file


Outputs

- Core / IO interconnect model
 - SPICE netlist
- Model results
 - Power pin RL
 - Power net capacitance
 - Power net impedance
 - Signal net RLC
 - Signal net return and insertion loss





Package model generation using Sigrity™ XtractIM™ tool

- Package model for core and system can be extracted using Sigrity™ XtractIM™ tool




PCB model generation using Sigriety™ PowerSI™ tool

- S-parameter model of PCB contains couplings between signals and power nets, with true return path represented



Connecting blocks in SystemSI™

- Blocks of core and power-aware parallel bus system are connected through MCP (Model Connection Protocol)









Solution demonstration: An LPDDR4 design

LPDDR4 package-on-package


- Low-power parallel designs in mobile applications
 - Controller die
 - 12X12mm BGA
 - Pin count = 216
 - Memory package
 - 12X12mm BGA
 - Pin count = 216
 - Bottom package
 - 18X18mm BGA
 - Pin count = 289
 - 4 layers



Package design in Allegro Package Designer




Extracting package interconnects using Sigrity XtractIM technology



```
.SUBCKT LPDDR4_PKG_LPDDR4_PKG_NetBaseSPICE
+
+           BGA_C4           BGA1_A15
+           BGA_D5           BGA1_A3
+           BGA_K17          BGA1_AC28
+           BGA_A2           BGA1_A22
+           DIE_C8           BGA1_AB29
+                               BGA_E6
+           DIE_B2           BGA_H11
+           DIE_L7           BGA_G9
+           DIE_A5           BGA_J6
+           DIE_C1           BGA_G11
+           DIE_A3           BGA_H10
+           DIE_E1           BGA_F10
+           DIE_E3           BGA_E11
+           DIE_F3           BGA_D10
+           DIE_D3           BGA_G13
+           DIE_C2           BGA_F12
+           DIE_C3           BGA_H12
+           DIE_E2           BGA_D12
+           DIE_D2           BGA_G10
+           BGA_P9           BGA1_AH16
+           BGA_K15          BGA1_H28
```

Simulating LPDDR4 design using Sigrity SystemSI technology



Building block topology

Load IBIS **Defining bus groups**

D:\CDN_Work\Simulation\Demos\Dcon2015\draft\pddr4_controller.ibs

Pin Mapping **Bus Definition**

Bus Type	Bus Group	Timing Ref	Edge Type	Signal Names	Clock
Data	byet0	PAD_MEM_DQS...	BothEdges	PAD_MEM_DAT...	PAD_MEM_C...
Data	byte1	PAD_MEM_DQS...	BothEdges	PAD_MEM_DAT...	PAD_MEM_C...
Data	byte2	PAD_MEM_DQS...	BothEdges	PAD_MEM_DAT...	PAD_MEM_C...
Data	byte3	PAD_MEM_DQS...	BothEdges	PAD_MEM_DAT...	PAD_MEM_C...

Timing Budget

pe: AddCmd Edge Type: BothEdges Data Rate: 2.4 Gbps Clock Period: T = 0.833333 ns Bit Period: UI = 0.416667

roller: Controller IBIS File: z91m_v5p0_xt.ibs Component: MT53B256M64D2NH

ns File: lpddr4_controller.ibs Component: LPDDR4

ng (ns)

Transmit Setup: 0.333333UI	Receiving (ns) Min Receive Setup: 0.25UI	Skew Budget (ns) Setup: 0.0347221
Transmit Hold: 0.333333UI	Min Receive Hold: 0.25UI	Hold: 0.0347221

Setting up timing budget

Reporting measurements of a LPDDR4 design using Sigriy SystemSI technology

Specs

Spec	Value	Unit	Usage
CA Mask			
Vref			
Vref_max	0.42	VDDCA	Vcent_CA
Vref_min	0.22	VDDCA	Vcent_CA
Vref_step	0.0040	VDDCA	Vcent_CA
Vref_set_tol	0.0010	VDDCA	Vcent_CA
Mask			
VcIVW	175	mV	CA Mask
TcIVW	0.3	UI	CA Mask
Max tCK2CA		UI	tCK2CA
Max tCA2CA		UI	tCA2CA
Min VIH_AC	210	mV	VIHL_AC
Min TcIPW	0.55	UI	TcIPW
Min SlewRate_Mask	1	V/ns	Min SlewRate_Mask
Max SlewRate_Mask	7	V/ns	Max SlewRate_Mask
Min SlewRate_AC_Swing	0.2	V/ns	Min SlewRate_AC_Swing
Max SlewRate_AC_Swing	9	V/ns	Max SlewRate_AC_Swing

Defining eye masks
for Data and Addr

Specs

Spec	Value	Unit	Usage
DQ Mask			
Vref			
Vref_max	0.42	VDDQ	Vcent_DQ
Vref_min	0.22	VDDQ	Vcent_DQ
Vref_step	0.0040	VDDQ	Vcent_DQ
Vref_set_tol	0.0010	VDDQ	Vcent_DQ
Mask			
VdIVW	140	mV	DQ Mask
TdIVW	0.22	UI	DQ Mask
Max tDQS2DQ	800ps	UI	tDQS2DQ
Max tDQ2DQ	30ps	UI	tDQ2DQ
Min VIH_AC	180	mV	VIHL_AC
Min TdIPW	0.45	UI	TdIPW
Min SlewRate_Mask	1	V/ns	Min SlewRate_Mask
Max SlewRate_Mask	7	V/ns	Max SlewRate_Mask
Min SlewRate_AC_Swing	0.2	V/ns	Min SlewRate_AC_Swing
Max SlewRate_AC_Swing	9	V/ns	Max SlewRate_AC_Swing

Strobe Adjustment Resolution: 0.02 UI

Generate Report

Waveform Location: Pkg Pin Measurement Range: 0 - 2 Cycle

AC and DC Logic Input Levels

Threshold: LPDDR4(Class-1)

Single-Ended Signals (V) Differential Signals (V)

Case #	Corner	VIH(ac) min	VIL(ac) max	VIH(dc) min	VIL(dc) max	VREF(dc)	VDDCA
1	Typ	on-the-fly	on-the-fly	on-the-fly	on-the-fly	on-the-fly	1.5

Measurement Options

Waveform Quality Eye Quality Timing DQ/CA Mask Delay

Eye Trigger Period: TimingRef Eye Aperture: Trapezoid Min Tac Width (% of UI): 50

Setup Derating Table: ... Open

Hold Derating Table: ... Open

Derating Table Extrapolation: Nearest

HTML Header


Title: LPDDR4 Measurement Report

Sub-Title: AddCmd Bus, 2.4Gbps







Notes:


Generate Report OK Cancel Apply

Generating measurement report for timing and signal quality



Signal quality reported by simulating the design with **channel analysis option**





Case study: Simulation and measurement correlation of a DDR4 design

Topology


T2B

```


*****
| IBIS file created by T2B Version 12.0.8.0513:
| Cadence Design Systems, Inc. 2011
*****
[IBIS ver] 5.0
[File name] ddr4.ibs
[File Rev] 1.0
[Date] Thu Sep 5 08:59:40 2013
[Notes] For use with data-rates >= 1.2G the si
*****

[Component] DDR4
[Manufacturer] cadence
[Package]
| variable      typ      min
R_pkg  0.0      0.0
L_pkg  0.0H     0.0H
C_pkg  0.0F     0.0F
|
[Pin]  signal_name  model_name
1     DQ             ocd
4     power         Power
5     gnd           Gnd
    
```


XcitePI




PowerSI



XtractIM



PowerSI



Stimulus settings

Stimulus Definition & Model Selection

Data Rate: Gbps Clock Period: T = ns Bit Period: ns # of Bits:

Controller Memory

Bus Group/Sig

- data
- DQ0
- DQ1
- DQ2
- DQ3
- DQ4
- DQ5
- DQ6
- DQ7
- DQSP
- DQSN



Stimulus Definition & Model Selection

Data Rate: Gbps Clock Period: T = ns Bit Period: ns # of Bits:

Controller **Memory** Memory Blocks Share IO Models


Bus Group/Signal	Receive IO Model	Status
lane1		
DQ0	DQ_IN_ODT60_2133	Signal
DQ1	DQ_IN_ODT60_2133	Signal
DQ2	DQ_IN_ODT60_2133	Signal
DQ3	DQ_IN_ODT60_2133	Signal
DQ4	DQ_IN_ODT60_2133	Signal
DQ5	DQ_IN_ODT60_2133	Signal
DQ6	DQ_IN_ODT60_2133	Signal
DQ7	DQ_IN_ODT60_2133	Signal
DQS_t	DQS_IN_ODT60_2133	Timing Ref
DQS_c	DQS_IN_ODT60_2133	Timing Ref

Distributed power network at controller





Power at the memory side (ripple +/- 0.02 V)

Voltage (V)



Eye height measurement


Eye Height	Mean
Sim Results	556 mV
H/W Results	526 mV



Eye width measurement

Eye Width	Mean
Sim Results	412 ps
H/W Results	403 ps


Result within 5 %



Data tDIPW measurement

tDIPW(DQ)	Mean	Max	Min
Sim Results		473 ps	449 ps
H/W Results	586 ps	-	453 ps


Result within 5 %



Strobe tDQSH/tDQSL measurement

tDQSH	Mean
Sim Results	470 ps
H/W Results	455 ps

Result within 5 %



tDQSH	Mean
Sim Results	468 ps
H/W Results	476 ps

Report generation settings

Report Generator

AC and DC Logic Input Levels

Threshold: AC Threshold (mV): DC Threshold (mV):

Single-Ended Signals (V):

Corner	VIH(ac) min	VIL(ac) max	VIH(dc) min	VIL(dc) max	VREF(dc)
Typ	0.935	0.665	0.935	0.665	0.8

Differential Signals (V):

Corner	VIHdiff(ac) min	VILdiff(ac) max	VIHdiff(dc) min	VILdiff(dc) max
Typ	0.27	-0.27	0.2	-0.2

Measurement Options

Waveform Location: Measurement Range: - Cycle

Measurement Types

Waveform Quality Eye Quality Timing Delay

Eye Trigger Period: Eye Aperture: Min Tac Width (% of UI):


Setup Derating Table: ... Open

Hold Derating Table: ... Open

Derating Table Extrapolation:

Generate Report Cancel

tDVAC variation with cycle of a DQS net




tDVAC Strobe report

tDVAC	Mean	Max	Min
Sim Results		367 ps	360 ps
H/W Results	347 ps	382.7 ps	343.10 ps

Bus Type: Data, Edge Type: BothEdges, Bus Group: lane1, Timing Ref: DQS_t-DQS_c, Measurement Range: [2459.72ps, end]

Rx Signal		Min	Min	Max
Eye Diagram	Pin	tVAC_high/tDVAC_high (ps)	tVAC_low/tDVAC_low (ps)	Vix_rise (n
DQ0	C2	403.689	293.118	NA
DQ1	B7	401.138	283.602	NA
DQ2	D3	403.334	278.492	NA
DQ3	D7	402.287	278.533	NA
DQ4	D2	402.607	290.734	NA
DQ5	D8	400.973	287.822	NA
DQ6	E3	402.034	284.53	NA
DQ7	E7	402.854	287.137	NA
All Signals		NA	NA	NA
DQS t-DQS_c	C3, B3	367.733	360.154	84.706

Slew rate variation with cycle of a DQ net



Slew rate report

SRIN_dIVW_Fall	Mean	Max	Min
Sim Results		-3.13 V/ns	-1.96 V/ns
H/W Results	- 2.32 V/ns	-2.81 V/ns	-2.19 V/ns

Bus Type: Data, Edge Type: BothEdges, Bus Group: lane1, Timing Ref: DQS_t-DQS_c, Measurement Rang

Rx Signal		[Min, Max] SlewRate_TimingRef (V/ns)	[Min, Max] SlewRate_Setup (V/ns)	[Min, Max] SlewRate_Hold (V/ns)
Waveform	Pin			
DQ0	C2	[5.40253, 6.20775]	[2.02237, 2.92797]	[2.3287, 3.13065]
DQ1	B7	[5.40253, 6.20775]	[2.06105, 2.83201]	[2.21683, 2.93704]
DQ2	D3	[5.40253, 6.20775]	[2.12613, 2.71579]	[1.96773, 2.86994]
DQ3	D7	[5.40253, 6.20775]	[2.0459, 2.70162]	[2.1333, 2.90077]
DQ4	D2	[5.40253, 6.20775]	[1.97432, 2.88566]	[2.50374, 2.97561]
DQ5	D8	[5.40253, 6.20775]	[1.92858, 2.82142]	[2.46565, 2.91835]
DQ6	E3	[5.40253, 6.20775]	[2.13529, 2.66773]	[2.11598, 2.88237]
DQ7	E7	[5.40253, 6.20775]	[2.19001, 2.71038]	[2.24738, 2.8795]

SRIN_dIVW_Rise	Mean	Max	Min
Sim Results		2.92 V/ns	1.92 V/ns
H/W Results	1.86 V/ns	2.79 V/ns	1.8 V/ns



Summary

Conclusion

- DDR4 and LPDDR4 technologies pose new challenges to parallel bus design and analysis
 - Serial link design methods introduced to the design specification
 - Lower power assumption requires dedicated margin tuning
- Combination of power-aware SI simulation and channel simulation is the only way to support these new technologies
- Cadence Sigrity™ technology provides comprehensive system level SI/PI solutions for core, package, and PCB
 - Unique methodology of power-aware simulation for core and parallel bus system
 - Behavioral model (Chip and core power) generation and simulation
 - Package and board model extraction
 - Integration of patented channel simulation approach in parallel bus analysis flow

cā dence[®]

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and Allegro are registered trademarks and Sigrity, SystemSI, and XtractIM are trademarks of Cadence Design Systems. All other trademarks are the property of their respective owners.