# cādence°

## **Conformal Smart LEC**

Smart instance selection, adaptive proof technology, and massively parallel architecture improve turnaround time and performance

Cadence<sup>®</sup> Conformal<sup>®</sup> Smart Logic Equivalence Checker (LEC) is the next-generation equivalence checking solution. Offering key technologies of instance selection, massive parallelization, and adaptive proof, Conformal Smart LEC improves runtime by an average of 4X compared to existing solutions under the same conditions. Designers can now achieve their power, performance, and area (PPA) goals and deliver complex designs in a tight market.

#### Overview

DATASHEET

Design sizes and complexity are increasing with rapidly growing functionality at advanced nodes. Designers must apply more functions for synthesis optimization to achieve their PPA goals, especially in datapath-intensive designs. These advances in size and complexity in designs are challenging current equivalence-checking proof methods, resulting in long runtimes and inconclusive results. Equivalence checking, as a critical component in tapeout flows, must keep up. Conformal Smart LEC addresses these challenges with a suite of new "smart" technologies.

As Figure 1 shows, Conformal Smart LEC is a superset of the existing Conformal L and Conformal XL configurations. Conformal L offers core equivalence-checking technology; Conformal XL adds automated checking of complex datapaths and equivalence checking of the final place-and-route netlist. In addition to capabilities provided by the L and XL configurations, Conformal Smart LEC delivers next-generation equivalence checking with smart instance selection, adaptive proof, and massive parallelization technologies.



Figure 1: Conformal Smart LEC is a superset of the existing Conformal L and Conformal XL configurations

### Key Features and Benefits

- Smart instance selection increases module selection quality and diminishes dynamic flattening
- Adaptive proof strategy can automatically partition designs and distribute formal proofs across multiple machines and CPUs
- Massively parallel architecture is fully automated and can run module comparison seamlessly on 100+ CPUs

#### **Smart Instance Selection**

Smart instance selection identifies modules and detects aborts accurately for hierarchical comparison. This feature minimizes dynamic flattening, and thus improves overall performance.

### Adaptive Proof Technology

Conformal Smart LEC has an extensive portfolio of formal solvers that can handle all conceivable design syntheses and implementations. Adaptive proof technology orchestrates the solvers, so users do not have to iterate over their verification strategies. With a single command, Conformal Smart LEC analyzes the characteristics of both the golden and revised designs, such as datapath type and logic complexity. Based on the analysis results, the command automatically applies the most appropriate strategy to complete the comparison. See Figure 2. The strategies are different for different parts of the design and the result is effectively a fine-grain strategy customization that is very difficult or nearly impossible to replicate manually. With adaptive proof technology and scalable massive parallelism, designers can achieve runtime improvement of up to 20X.

## Massively Parallel Architecture

Conformal Smart LEC introduces a massively parallel architecture that can utilize multiple hosts and cores to maximize computation results. Designers can use this new architecture to run module comparisons in hierarchical equivalence checking across multiple CPUs and hosts. In addition, the parallel hierarchical comparison uses smart scheduling to reduce runtime and improve resource efficiency. For a design with an evenly distributed module complexity, parallelizing the hierarchical comparison can significantly reduce the turnaround time. To achieve parallel efficiency, Conformal Smart LEC uses continuous workers– processes containing the entire design–to run the module comparisons. See Figure 3. Workers can be invoked on the local host or remote machines.

During the run, workers collaborate to compare the modules in parallel. When switching between different modules, workers can quickly set up the target module and perform verification without reloading the design data. Workers can use all Conformal Smart LEC multithreading features including comparison, module datapath analysis (MDP), bit-level datapath analysis, non-exact synthesis module and abort analysis—thereby, achieving massive parallelization.



Figure 2: Adaptive-proof technology



Figure 3: Massive parallelization

## Platforms

Linux (64-bit)

#### Language Support

- Verilog (1995, 2001, 2005)
- SystemVerilog (2005, 2009, 2012)
- VHDL (1987, 1993, 2008)
- SPICE (traditional, LVS)
- ► EDIF
- Liberty
- Mixed languages

#### Cadence Services and Support

- Cadence application engineers can answer your technical questions by telephone, email, or internet—they can also provide technical assistance and custom training.
- Cadence-certified instructors teach more than 70 courses and bring their real-world experience into the classroom.
- More than 25 Internet Learning Series (ILS) online courses allow you the flexibility of training at your own computer over the internet.
- Cadence Online Support gives you 24x7 online access to a knowledge base of the latest solutions, technical documentation, software downloads, and more.
- For more information, please visit www.cadence.com/ support for support and www.cadence.com/training for training.

## cādence<sup>°</sup>

Cadence is a pivotal leader in electronic systems design and computational expertise, using its Intelligent System Design strategy to turn design concepts into reality. Cadence customers are the world's most creative and innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic applications. **www.cadence.com** 

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners. J11378 10/22 SA/VY/PDF