cādence[®]

ESD Cross Domain Checker

VCAD Productivity Package for Virtuoso

The verification of electrostatic discharge (ESD) protection in today's IC designs is challenging and, because it is mostly done manually, it is also error prone. The Cadence® VCAD Services ESD Cross Domain Checker addresses the verification of sufficient ESD protection of devices on power domain crossing signals, which is often overlooked but increasingly important for sub-100nm processes on large systems-on-chip (SoCs). The solution also applies checks for basic ESD protection.

The ESD checker operates on CDL or SPICE netlists and schematics or extracted layouts (av_extracted views).

The checker identifies and flags devices on domain crossing signals. The solution also checks designs to verify ground coupling and the existence of ESD clamping on all power domains.

For identified critical elements, the tool generates corresponding ESD sub-networks as Cadence Spectre[®] netlists to ease simulations.

The ESD Cross Domain Checker relies on the following Cadence tools:

- Assura[®] Layout vs. Schematic Verifier (LVS) netlist processing
- Virtuoso[®] Layout and Schematic Editor

Finding ESD Susceptible Devices on Boundary Crossings

• ESD event can occur between different supply pads, e.g. VDD1! to VSS2!

- The pulse will discharge over the designated discharge path: VDD1!-ESD1-VSS1!-diodes-GND!-Rbus-diodes-VSS2!
- The current pulse (amps) through the discharge path will build up a voltage drop, which can become significant, depending on Rbus
- This voltage drop can now threaten devices connected to a signal that crosses power domain boundaries



Figure 1: ESD verification environment for static checks and estimations

 Transistor gates with ultra-thin gate oxides (sub-100nm technology nodes) are particularly susceptible; a voltage of some volts may destroy them

The Tool Interface

Design options

- The Input Design Type Netlist (file and top cell) or DFII (library/cell/view)
- A Device Configuration File needs to be set up once for the PDK, for the partitioning of the design into power domains (network options)
- Skip cells allow you to omit (core) blocks of the design to speed up the processing. Select cells carefully.

Check options

- The **Run Directory** for data and log files of the run
- In the Supply Information field, you can enter the design's power domains and check them against each other for ESD susceptible boundary elements
- The **Checks** field allows you to select from the list of implemented checks
- Control details and the length of the report via the **Reporting Filter**

The Implemented Checks

The main functionality of the tool is to report for ESD susceptible devices alongside associated ESD discharge paths. Figure 4 shows an ESD susceptible device and correctly placed ESD clamps and ground connection.



Figure 2: The ESD Checker helps prepare ESD simulations, extracting the critical path from supply to supply as a Spectre netlist.



Figure 3: ESD Network Processor



Figure 4: An ESD susceptible device, with correctly placed ESD clamps and ground connection

Results Reporting

After the run has finished, a report comes up when any detection of type error or warning in the design has been made, showing the results as INFO, WARN, and ERROR messages.

ESD Simulations of Critical Sub Networks

The ESD Checker helps prepare ESD simulations. It extracts the critical path from supply to supply (shown in Figure 2 as a dotted line) as a Spectre netlist. This netlist can now be incorporated in a testbench and simulated to see the effect of an ESD pulse on the transistor at the boundary crossing signal to further evaluate whether a dedicated protection on this signal is needed.

By activating the menu item Commands->View Results from the tool interface, you can bring up the Results Browser (Figure 7). It lists all critical devices found - under the tab **ESD Violations**. Selecting a violation displays the relevant netlist in the right half under tab, **ESD Netlist**.



Figure 5: Critical devices on power domain crossing signals



Missing ESD protection ("ESD clamp structure") for power domains (between VDDx and VSSx) flagged as error

Figure 6: Additional checks in the report

ESD Violations				ESD Netlist Simulation Results
Drv Power	Rcv Power	ESD net	Device	
dvdd	avdd_h	ls_atbdec_n<0>	nmos2v	simulator lang=spectre
dvdd	avdd_h	ls_atbdec_n<8>	nmos2v	
dvdd	avdd_h	ls_atbdec_n<3>	nmos2v	
dvdd	avdd_h	ls_atbdec_n<1>	nmos2v	// Driving Pover Net : dvdd
dvdd	avdd_h	ls_atbdec_n<7>	nmos2v	<pre>// ESD Critical Instance : HARD IS/AA112/HBM4 (device: HB052V) // ESD Critical Nat : tishilV (aliased to and probe in natlist)</pre>
dvdd	avdd_h	ls_en_n	nmos2v	// ESD Trace :
dvdd	avdd_h	ls_atbdec_n<4>	nmos2v	// XXX dig(pll dig) XXX la(pll la)
dvdd	avdd_h	ls_atbdec_n<9>	nmos2v	// XXLTIEHI(TIEHI) XXI12(pll ls porh)
dvdd	avdd_h	ls_atbdec_n<5>	nmos2v	// dvdd ===> 101mp8(pmos1v) ===> 10014(nmos2v)
dvdd	avdd_h	ls_atbdec_n<6>	nmos2v	//
dvdd	avdd_h	ls_atbdec_n<2>	nmos2v	
			nmos2v	subcircuit dvdd_to_avdd_h_12 (esd_probe agnd_h dvdd float_gate_1)
avdd_h	dvdd	dig_dsmclk	pmos1v	MCGNu_dig/XCLTIEHI/MEMpO (esd_probe float_gate_1 dvdd dvdd) paosiv MCGNu_ls/XXI12/MEM4 (XXU_ls/XXI12/net068 esd_probe agnd_h agnd_h) n ends dvdd to avdd h 12

Figure 7: Results Browser

VCAD Productivity Packages

VCAD Productivity Packages are a set of pre-packaged generic core solutions that increase design system productivity. Productivity Packages are available within services contracts, which include the package integration and maintenance of the customized solution. Cadence VCAD services targets the development, implementation, and ongoing improvement and maintenance of productive design systems to ensure short time to market and silicon success.

The EPOC tool is delivered by VCAD Services. For more information please contact:

Louis Thiam Tel.: +49 89 4563 1957 E-mail: thiam@cadence.com

Steffen Lorenz Tel.: +49 89 4563 1936 E-mail: lorenz@cadence.com Cadence Design Systems GmbH Mozartstrasse 2 85622 Feldkirchen Germany

cādence°

Cadence is transforming the global electronics industry through a vision called EDA360. With an application-driven approach to design, our software, hardware, IP, and services help customers realize silicon, SoCs, and complete systems efficiently and profitably. www.cadence.com

©2013 Cadence Design Systems, Inc. All rights reserved. Cadence, the Cadence logo, Assura, Spectre, and Virtuoso are registered trademarks of Cadence Design Systems, Inc. 618 05/13 CY/DM/PDF