Developing intelligent automotive systems with functional safety

Optimised, efficient SoC technology powering innovation in automotive

18th July 2018 Cadence Automotive Seminar

cādence

Developing intelligent automotive systems with functional safety

- Automotive markets trends
- Technical challenges
- Functional safety

James Scobie

Senior Product Manager Arm, Cambridge Embedded & Automotive LoB

Ann Keffer

Product Management Director Cadence Design Systems, San Jose System and Verification Group

cādence°



The most complex piece of electronics you will own





cādence°

Increasing complexity in functional safety markets

Autonomous driving



Transportation Train control systems



Industrial Factory automation



Avionics Flight systems



Healthcare Robotic surgery



Consumer Domestic robots



cādence®

Automotive semiconductor growth



5 © 2018 Arm Limited

Autonomous vehicles



"Almost 80% of automotive innovation comes from electronics (semiconductors) and software"

– Audi at CES Asia

orm







The foundation for autonomous systems

Autonomous system







What are the challenges?

Complex and demanding compute requirements



Increasing need for security



Rising functional safety requirement



cādence[®]

Arm® Cortex® processors offer a range of choices

Complex and demanding compute requirements

Highest performance

- Sophisticated virtual memory support for rich OS
- Advanced programmer's model
- Software-managed interrupts
- Multi-core and multi-cluster
- Arm TrustZone[®] technology support

2018 Arm Limited

Cortex-A Cortex-R

Cortex-M

Smallest area and lowest power profile .

- Standardized memory map, optimized for RTOS
- Simple programmer's model
- Hardware-managed interrupts and lowest latency
- TrustZone technology in Armv8-M

*Size of bubble indicates increasing system and software complexity

Real-time processing performance

- Hard real-time deterministic
- Software-managed interrupts
- Fast interrupts
- Multi-core
- Hardware virtualization (in Armv8-R)

cādence°

Flexible solutions need a range of capabilities

Heterogeneous compute requirements

Mix of IP and solution

- Compute capability to meet the requirements
 - Within the constrained power window
- Accelerators
 - Diverse components designed for specific tasks
- System IP
 - Interconnect system IP delivering coherency and the quality of service required for lowest memory bandwidth
- Software
 - Increasing system efficiency with optimized software
- Subsystems

• Efficient integration CIM 11 © 2018 Arm Limited



Arm: the foundation for autonomous systems

Autonomous system





cādence®



Note : These characterizations are loose, subsystems may exist in multiple categories

Framework to secure 1 trillion devices...

Platform Security Architecture



Threat models and security analyses example







Functional safety controls risks of hazards

Rising functional safety requirement



"Absence of unreasonable risk due to hazards caused by malfunctions"







Safety island concept

- Combine "safety island" with application processors
 - Optimised real-time capability for actuation
 - Integrate checker functions into SoC
 - Sits on independent power and clock rails to reduce common cause failures
 - Manages overall safety for SoC
 - Enables both high compute with high safety integrity
 - Reduces BOM cost and footprint







Arm functional safety package

Safety manual

- Design and verification process
- Fault detection and control
- Verification summary

FMEA report

- Evidence of safety analysis on the Arm IP
- Aids partners with their own SoC level FMEA

Development Interface Report

- Interworking relationship
- Replaces conventional DIA
- Ambiguity avoidance







cādence°



Functional safety standards



ISO 26262 defines

© 2018 Arm Limited

20

- Processes to follow
- Hardware/software performance to achieve
- Safety documentation to produce
- Software tools compliance process

2.5 Overall safety management 2-4 Safety management during the concept phase 2-7 Safety management after the for production 3.6 Initiation of phase 4. Product development at the system level 7. Production 3.6 Initiation of the safety lifecycle 4-5 Initiation of product 4-11 Release for productor 7.6 Operation. 3 3.6 Initiation of the safety lifecycle 4-6 Specification of the technical 4-10 Functional safety assessment 7.6 Operation. 3 3.7 Hazard analysis and risk assessment 4-7 System design 4-8 Item integration and testing 7.6 Operation. 3 3.8 Functional safety 5. Product development at the software level 6. Product development at the software level 7.6 Operation. 3 3.8 Functional safety 5. Product development at the software level 6. Product development at the software level 7.6 Operation. 3 3.8 Functional safety 5. Product development at the software level 6. Product development at the software level 6. Product development at the software level 5.7 Hardware design 5.7 Hardware design 6.9 Software unit design and mission of product 6.9 Software unit design and mission mission mission 5.7 Hardware integration and lesting 6.10 Software integration and lesting 6.10 Software integration and lesting 6.10 Software integration and lesting 6						ocabular	1. V								
3. Concept phase 4. Product development at the system level 7. Production 3-5 Item definition 4.5 Initiation of product development at the system level 4.11 Release for product on 7.6 Operation of 7.6 Operation of 4.5 Initiation of the safety assessment 3-6 Initiation of the safety lifecycle 4.6 Specification of the technical safety requirements 4.10 Functional safety assessment 7.6 Operation of 7.6 Operation of 6.0 Product development at the software level 3-8 Functional safety concept 5. Product development at the natioware level 6. Product development at the software level 7.6 Operation of 7.6 Opera	em 's release	nagement after the item 's	2-7 Safety management for production	t phase	ie conce;	nt during t opment	fety management of product devel	2.5 Overall safety management 2-6 Safety management							
8. Supporting processes	nd operatio	7. Production and o 7.5 Production 7.6 Operation, service (maintenance and repain decommissioning	r assessment r	em level ease for pro- citional safet ty validation integration a upf develo software son of prod. ment at the 2 son of prod. ment at the 3 son of son	the sys: 4-11 Re 4-10 Ful 4-9 Safe 4-8 Item 6-Prod 6-5 Initial develop 6-7 Soft 6-8 Soft 6-9 Soft 6-10 So 6-11 Verequirer	pment a	roduct develor system level the technical proment at the level ardware level ardware b hardware b hardware a safety goal form hardware fation and	4. Pro- construction of produ- ent at the second se	4-5 Initiatis development 4-6 Specific tarfety req 4-7 System 5-7 Initiatio 5-7 Initiatio 5-7 Hardwo 5-7 Hardwo 5-8 Evalue 5-7 Hardwo 5-9 Evalue 5-10 Hardwo testing	Concept phase finition n of the safety lifecycle analysis and risk t nal safety	3-5 Item definition 3-6 Initiation of the s 3-7 Hazard analysis assessment 3-8 Functional safet concept				
8-5 Interfaces within distributed developments 8-10 Documentation 8-6 Specification and management of safety requirements 8-10 Confidence in the use of software components 8-7 Configuration management 8-12 Qualification of software components 8-8 Change management 8-13 Qualification of software components 8-9 Verification 8-13 Qualification of software components 8-9 Verification 8-14 Proven in use argument 9-5 Requirements decomposition with respect to ASIL tailoring 9-7 Analysis of dependent failures 9-8 Criteria for completence of elements 9-8 Safety analyses		ois 5 ts	use of software tools tware components dware components iment ant failures	mentation dence in the fication of so fication of ha in in use arg malyses is of depend analyses	esses -10 Docu -11 Conf -12 Quali -13 Quali -13 Quali -14 Prove riented a -7 Analys -8 Safety	ting pro-	8. Suppor	9. ASIL	ments afety requireme espect to ASIL t	es within distributed develop cation and management of s irration management e management tion ements decomposition with n for coevistance of alements	8-5 Interfaces within 8-6 Specification an 8-7 Configuration m 8-8 Change manage 8-9 Verification 9-5 Requirements d 9-6 Criteria for coerci				



FMEDA – capture and analyze safety goals

21

© 2018 Arm Limited

So	DC F	Part	Failure	de	Safe Fraction					Dia	g. C	OV.	НΜ	Mechani	sm				
		IP	Subpart	ire Rat	te	Fa	ilure	Mode	e Dis	stribution									
			SETTINGS			SPFMp		59,9	7%		SPFMt		52,7	76%					
P	FIT/gates	es 1,20E-05 NAND2 1		1		LFM	not calculated												
	FII/gates 11,64E-03 / FLIP FLOP 8						PERMANENT												
ID	PAR1	SUBPART	Failure Mode	#Gates	#Flops	λр	Sp %	λpd	λ,s	λpd %	λt	St %	λtd	λts	λtd %	DCp	SMp	DCt	SMt
1	¥	BUS_ITF	Wrong Data Transaction caused by a fault in the ALID interfoce	836	23	0,010	0,26	0,007447	0,00262	100,00%	0,039099	40%	0,023459	0,015639	100,00%	30%	E2E	30%	E2E
2		DECODER	Incorrect Instruction Flow caused by a fault the decode logic	326	9	0,004	0,01	0,003885	0,0000	100,00%	0,015298	15%	0,013003	0,002295	100,00%	60%	CTRL FLOW, WD	60%	CTRL FLOW, WD
3		VI¢	Un-intended execution/not executed interrupt request	141	4	0,002	0,26	0,001256	0,00044	100,00%	0,006793	40%	0,004076	0,002717	100,00%	60%	INT MONITOR	60%	INT MONITOR
4			Corrupt data or value caused by a fault in the register bank shadow			0,018	0,01	0,017841	0,00018	20,13%	0,069709	15%	0,059252	0,010456	19,81%	60%	PARITY	60%	PARITY
5	CPU	J ALU	Incorrect Instruction Result caused by a fault in the multiplier	7465	206	0,009	0,01	0,008998	0,00009	10,15%	0,035685	15%	0,030332	0,005353	10,14%	90%	HW REDUNDANT RANGE CHK	90%	HW REDUNDANT RANGE CHK
6			Incorrect Instruction Result caused by a fault in the adder			0,002	0,01	0,002229	0,00002	2,51%	0,008508	15%	0,007232	0,001276	2,42%	90%		90%	
7			Incorrect Instruction Result caused by a fault in the divider	7405		0,002	0,01	0,001256	0,00035	1,42%	0,006779	15%	0,005763	0,001017	1,93%	90%		90%	
8			Corrupt data or value caused by a fault in the register bank	-		0,030	0,01	0,029329	0,00030	33,09%	0,115579	15%	0,098242	0,017337	32,85%	95%	STL	0%	-
9			Incorrect Instruction Flow caused by a fault the pipeline controller			0,029	0,01	0,028984	0,00029	32,70%	0,115579	15%	0,098242	0,017337	32,85%	40%	CTRL FLOW, WD	40%	CTRL FLOW, WD
10		FETCH	Incorrect Instruction Flow caused by a fault the branch logic (Wrong Branch Prediction)	1606	44	0,001	0,01	0,001025	0,00001	5,35%	0,003422	15%	0,002908	0,015639	0,04574	25%	STL, WD	15%	WD
11			Incorrect Instruction Flow caused by a fault the fetch logic			0,018	0,01	0,018115	0,00018	94,65%	0,071387	15%	0,060679	0,015639	0,95426	19%	STL	0%	-
12																			
13																			
15			_																
16	RUR																		
17	000			10374	286			0,120364	0,00452				0,403188	0,104706					
An SM can cover more than one FM cadence												n c e°							

One FM can be covered by multiple SMs

Automotive SoC verification challenges





ADAS SoC Example

cādence®

Automotive Functional Safety challenges



ADAS SoC Example



23 © 2018 Arm Limited

Safety verification solution



- Unified functional + safety verification flow and engines
- Integrated fault campaign management across formal, simulation, and emulation
- Common fault results database unifies diagnostic coverage
- Proven requirements traceability, enabling FMEDA integration

cādence

Cadence approach to ISO 26262 TCL certification

TUV SUD ISO 26262 certified documentation kits with TCL1 level confidence

- TCL1 reflects the highest confidence that tool malfunctions will not cause violations of safety requirements
- A tool-chain that evaluates to TCL1 will reduce the complexity, cost, and time required of our customers to certify their work products





Summary

26

© 2018 Arm Limited

Complex and demanding compute requirements



Increasing need for security



Rising functional safety requirement



cādence[®]

Thank You! Danke! Merci! 谢谢! ありがとう! **Gracias!** Kiitos! 감사합니다 धन्यवाद

arm

arm

The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

www.arm.com/company/policies/trademarks